

LEAKAGE CURRENT
CONTROL
BY
CIRCUIT TECHNIQUES

DVTS

Dynamic Voltage & Threshold
SCALING

DVTS IS IMPROVED VERSION
OF

DVS AS IT CAN BE

ACHIEVED AT MOST TECHNOLOGY
NODES (SCALING)

DVS

We have a Single Loop here.

V_{DD} IS ADJUSTED FOR SPEED

PERFORMANCE

VOLTAGE - FREQUENCY RELATION

STORED IN LOOK-UP Table

"MOST COMMONLY USED TECHNIQUE"

NPTEL

(b) DVC gets this information and
which then allows V_{DD} to regulate.

CONDITION THAT THIS MEETS
CRITICAL ~~PATH~~ PATH DELAY

(c) DELAY IS FED BACK TO DFC

TWO LOOPS ACHIEVE STABLE
VALUES FOR V_{DD} AND f

TWO CLOSED-LOOPS in DVFS

1. Dynamic Voltage Control → DVC

2. Dynamic Frequency Control → DFC

Steps in Control:

a. DFC MONITORS CHIP ACTIVITY

⇒ DECIDES FREQUENCY

TO WORK AT

'Dynamic Voltage and Frequency Scaling'

DVFS

We have $P_{\text{dynamic}} \propto V_{\text{DD}}^2$
 $\propto f$

Reducing $V_{\text{DD}} \Rightarrow P_{\text{DYNAMIC}} \text{ REDUCES}$

$\Rightarrow \text{REDUCES } P_{\text{LEAKAGE}}$

AS $V_{\text{DD}} \downarrow$ reduces V_{TH} through change
 in DIBL

ADAPTIVE BIASING

VARIABLE V_{TH} CMOS
(VTCMOS)

[A] ACTIVE MODE \rightarrow BACK-BIAS
SET TO '0'
TRANSISTORS HAVE LOW V_{TH} .

[B] 'OFF STAND-BY' \rightarrow BACK-BIAS
SET TO HIGH
REVERSE BIAS
TRANSISTORS ARE NOW HAVING
HIGHER V_{TH} \Rightarrow LOWER LEAKAGE

IN 'OFF' MODE $SL = 1$

MP AND MN ARE OFF WITH

LOWER LEAKAGE WITH ADDITIONAL


SERIES HIGH V_{TH} TRANSISTORS

DISADVANTAGES

1. LARGE AREA

2. SLOWER PERFORMANCE

MULTI THRESHOLD-VOLTAGE CMOS (MTCMOS)



AT $SL = 0$ (ACTIVE MODE)

MP — ON

MN — ON

SLEEP TRANSISTORS

ARE LARGE SIZE

HIGH V_{TH} ONES

WE CREATE V_{DDV} & V_{SSV}

MULTIPLE BODY BIAS

NPTTEL

SUBSTRATE BIAS CHANGES V_{TH}

$$V_{TH}(V_{SB}) = V_{TO} + \gamma \left[(V_{SB} + 2\phi_F)^{1/2} - (2\phi_F)^{1/2} \right]$$

$$\Delta \quad \gamma = \frac{[2K_s \epsilon_0 q N_B]^{1/2}}{C_{ox}} = \text{BODY BIAS COEFF.}$$

APPLYING APPROPRIATE BODY BIAS
TO VARIOUS TRANSISTORS, MULTIPLE
 V_{TH} TRANSISTORS ARE CREATED

2(b) GATE-OXIDE CHANGE LEADS TO CHANGE IN C_{ox} .

$$\therefore V_{TH} \propto t_{ox}$$

ASSIGN LOWER V_{TH} to TRANSISTORS IN CRITICAL PATH OTHER TRANSISTORS HAVE HIGHER V_{TH} LEADING TO LOWER SUB-THRESHOLD CURRENTS.

2. MULTIPLE V_{TH} TECHNIQUE

(a) CHANNEL DOPING VARIES
FOR DIFFERENT V_{TH} TRANSISTORS

$$V_{TH} = \phi_{MS} \pm 2\phi_F - \frac{Q_{ox}}{C_{ox}} - \frac{Q_B}{C_{ox}}$$

→ ϕ_{MS} = METAL-SEMICONDUCTOR
WORK FUNCTION DIFFERENCE

→ $\phi_F = \frac{kT}{q} \ln \frac{N_B}{n_i}$, N_B - SUBSTRATE
DOPING

→ Q_{ox} IS FIXED POSITIVE CHARGE DENSITY

→ $C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$, t_{ox} - Oxide Thickness
 ϵ_{ox} - Oxide PERMITTIVITY

→ $Q_B = \pm q N_B X_{Dmax}$, X_{Dmax} - DEPLETION WIDTH

$$\therefore V_{TH} \propto \sqrt{N_B}$$

$$X_{DM} = \sqrt{\frac{2 \epsilon_s \epsilon_0 (2\phi_F)}{q N_B}}$$

$$(iii) \quad V_{DS_2} = V_{D2} - V_{S2} = V_{D2} - V_M$$

SINCE V_M IS POSITIVE, V_{DS_2} IS SMALLER.

HENCE V_{TH2} INCREASES DUE TO

LOWERED DIBL VALUE.

IN ALL THREE CASES ONE OBSERVES

REDUCTION IN SUB-THRESHOLD

CURRENT \Rightarrow REDUCED LEAKAGE POWER

$$(i) \quad V_{GS_2} = V_{G2} - V_{S2} = V_{G2} - V_M \\ = 0 - V_M = -V_M$$

Subthreshold current of M2 reduces

Hence NET LEAKAGE CURRENT REDUCES

$$(ii) \quad V_{BS_2} = V_{B2} - V_{S2} = -V_M$$


Extra Reverse Back-Bias

Enhances V_{TH} of M2. THIS LEADS
TO REDUCED LEAKAGE CURRENT

LEAKAGE CONTROL

1. Stack Effect :

⇒ SELF REVERSE BIAS



2-INPUT NAND

→ AS EXAMPLE

WHEN $A = B = 0$

$M2$ & $M1$ → OFF

$M3$ & $M4$ → ON

LEAKAGE CURRENT FLOWS FROM V_{DD} to V_{SS}

DUE TO STACKING OF NMOS

TRANSISTORS M_1 & M_2 , We

Observe that at Node M between

M_1 & M_2 , has Voltage $+V_M$, due

to Flow of Leakage Current.

Positive V_M has THREE Effects

Leading to Lowering of Leakage
Current.

1. "LV/LP ICs & Systems"

E. Sanchez-Sinencio
ANDREAS . .

2 LV/LP VLSI SUBSYSTEMS

K. Yeo & K. Roy

3. Digital IC - Design Perspective

J.M. Rabaei, A. Chandrakasan &
B. Nikolic

4. CMOS VLSI - -

Eshraghian & Wastel.